## Features

- Reference Oscillator up to 15 MHz
- Two Programmable 16-bit Dividers Adjustable from 2 to 65535
- Fine Tuning Steps
- AM $\geq 1 \mathrm{kHz}$
- $\mathrm{FM} \geq 2 \mathrm{kHz}$
- Four Programmable Switching Outputs (Open Drain up to 15 V)
- Integrated Loop-push-pull Stage for AM/FM
- High Signal/Noise Ratio


## Description

The U4285BM is an integrated circuit in BICMOS technology for frequency synthesizers. It performs all the functions of a PLL radio tuning system and is controlled by a 2-wire bus. The device is designed for all frequency synthesizer applications in radio receivers, as well as for RDS (Radio Data System) applications.

Figure 1. Block Diagram


## Pin Configuration

Figure 2. Pinning SSO20


## Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | V $_{\text {DD }}$ | Supply voltage |
| 2 | SCL | Bus clock |
| 3 | SDA | Bus data |
| 4 | AS | Address selection |
| 5 | SWO1 | Switching output 1 |
| 6 | SWO2 | Switching output 2 |
| 7 | SWO3 | Switching output 3 |
| 8 | SWO4 | Switching output 4 |
| 9 | FMOSC | FM oscillator input |
| 10 | GND2 | Ground 2 (analog) |
| 11 | AMOSC | AM oscillator input |
| 12 | PDFMO | FM analog output |
| 13 | PDFM | FM current output |
| 14 | PDAM | AM current output |
| 15 | PDAMO | AM analog output |
| 16 | VA | Analog supply voltage |
| 17 | C | Capacitor |
| 18 | OSCIN | Oscillator input |
| 19 | OSCOUT | Oscillator output |
| 20 | GND1 | Ground 1 (digital) |

## Functional Description

The U4285BM is controlled via the 2 -wire bus. One module address byte, two subaddress bytes and five data bytes enable programming.
The module address contains a programmable address bit A 1, which (along with address select input AS, pin 4), enables the operation of two U4285BM devices in one system. If bit A 1 is identical with the status of the address select input AS, the chip is selected.

The subaddress determines which of the data bytes is transmitted first. If the subaddress of the R-divider is transmitted, the sequence of the next data bytes is DB 0 (status), DB 1 and DB 2. If the subaddress of the N -divider is transmitted, the sequence of the next data bytes is DB 3 and DB 4. The bit organization of the module address, subaddress and 5 data bytes is shown in table "Bit Organization" on page 7.
Each transmission on the bus begins with the "START" condition and has to be ended by the "STOP" condition (see Table "Transmission Protocol" on page 7).
The integrated circuit U4285BM has two separate inputs for the AM and FM oscillators. Pre-amplified AM and FM signals are fed to the 16 bit N -divider via the AM/FM switch. The AM/FM switch is software controlled. Tuning steps can be selected by the 16 bit R-divider.
Furthermore, the device provides a digital memory phase detector and two separate current sources for AM and FM amplifiers (charge pump) as given in the Table "Electrical Characteristics" on page 4. The separate current sources (charge pumps) allow independent gain adjustment, providing high current for high-speed tuning and low current for stable tuning.

## Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Pins | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | 1 | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +6 | V |
| Input voltage | $\begin{gathered} 2,3,4,9,11,18 \\ 19 \end{gathered}$ | $V_{1}$ | -0.3 to $V_{D D}+0.3$ | V |
| Output current | 3, 5, 6, 7, 8 | $\mathrm{I}_{0}$ | -1 to +5 | mA |
| Output drain voltage | 5, 6, 7, 8 | $V_{O D}$ | 15 | V |
| Analog supply voltage with $220 \Omega$ serial resistance 2 minutes ${ }^{(1)}$ | 16 | $\begin{aligned} & \mathrm{V}_{\mathrm{A}} \\ & \mathrm{~V}_{\mathrm{A}} \end{aligned}$ | $\begin{gathered} 6 \text { to } 15 \\ 24 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output current | 12, 15 | $\mathrm{I}_{\mathrm{AO}}$ | -1 to +20 | mA |
| Ambient temperature range |  | $\mathrm{T}_{\text {amb }}$ | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature |  | $\mathrm{T}_{\mathrm{j}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic handling (modified MIL STD 883 D method 3015.7: all supply pins connected together) |  | $\pm \mathrm{V}_{\text {ESD }}$ | 1000 | V |

Note: 1. Corresponding to the application circuit (Figure 8 on page 8)

Thermal Resistance

| Parameters | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Junction ambient | $\mathrm{R}_{\mathrm{thJA}}$ | 160 | K/W |

## Electrical Characteristics

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameters | Test Conditions | Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | 1 | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 | 5.0 | 5.5 | V |
| Quiescent supply current | AM mode/FM mode | 1 | $\mathrm{I}_{\mathrm{DD}}$ |  | 4.0 | 7.0 | mA |
| FM input sensitivity, $\mathrm{R}_{\mathrm{G}}=50 \Omega$, FMOSC | $\mathrm{f}_{\mathrm{i}}=70$ to 120 MHz | 9 | $\mathrm{V}_{\text {SFM }}$ | 40 |  |  | mV rms |
|  | $\mathrm{f}_{\mathrm{i}}=160 \mathrm{MHz}$ | 9 | $\mathrm{V}_{\text {SFM }}$ | 150 |  |  | mV rms |
| AM input sensitivity, $\mathrm{R}_{\mathrm{G}}=50 \Omega$, AMOSC | $\mathrm{f}_{\mathrm{i}}=0.6$ to 35 MHz | 11 | $\mathrm{V}_{\text {SAM }}$ | 40 |  |  | mV rms |
| Oscillator input sensitivity, $\mathrm{R}_{\mathrm{G}}=50 \Omega, \mathrm{OSCIN}$ | $\mathrm{f}_{\mathrm{i}}=0.1$ to 15 MHz | 18 | $\mathrm{V}_{\text {sosc }}$ | 100 |  |  | mV rms |
| Switching Output SWO1, SWO2, SWO3, SWO4 (Open Drain) |  |  |  |  |  |  |  |
| Output voltage LOW | $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ | $\begin{aligned} & 5,6, \\ & 7,8 \end{aligned}$ | $\mathrm{V}_{\text {SWOL }}$ |  | 100 | 400 | mA |
| Output leakage current HIGH | V5, V6, V7, V8 = 10 V | $\begin{aligned} & 5,6, \\ & 7,8 \end{aligned}$ | IOHL |  |  | 100 | nA |
| Phase Detector PDFM |  |  |  |  |  |  |  |
| Output current 1 |  | 13 | $\pm \mathrm{l}_{\text {PDFM }}$ | 1600 | 2000 | 2400 | $\mu \mathrm{A}$ |
| Output current 2 |  | 13 | $\pm \mathrm{l}_{\text {PDFM }}$ | 400 | 500 | 600 | $\mu \mathrm{A}$ |
| Leakage current |  | 13 | $\pm \mathrm{I}_{\text {PDFML }}$ |  |  | 20 | nA |
| Phase Detector PDAM |  |  |  |  |  |  |  |
| Output current 1 |  | 14 | $\pm \mathrm{I}_{\text {PDAM }}$ | 160 | 200 | 240 | $\mu \mathrm{A}$ |
| Output current 2 |  | 14 | $\pm \mathrm{I}_{\text {PDAM }}$ | 40 | 50 | 60 | $\mu \mathrm{A}$ |
| Leakage current |  | 14 | $\pm \mathrm{I}_{\text {PDAML }}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Analog Output PDFMO, PDAMO |  |  |  |  |  |  |  |
| Saturation voltage LOW | $\mathrm{I}=15 \mathrm{~mA}$ | 12, 15 | $\mathrm{V}_{\text {satL }}$ |  | 200 | 400 | mW |
| Saturation voltage HIGH | $\mathrm{I}=15 \mathrm{~mA}$ | 12, 15 | $\mathrm{V}_{\text {satH }}$ | 9.5 | 9.95 |  | V |
| Bus SCL, SDA, AS |  |  |  |  |  |  |  |
| Input voltage HIGH |  | 2, 3, 4 | $\mathrm{V}_{\text {iBUS }}$ | 3.0 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input voltage LOW |  | 2, 3, 4 | $V_{\text {iBus }}$ | 0 |  | 1.5 | V |
| Output voltage acknowledge LOW | $\mathrm{I}_{\text {SDA }}=3 \mathrm{~mA}$ | 3 | $\mathrm{V}_{\mathrm{O}}$ |  |  | 0.4 | V |
| Clock frequency |  | 2 | $\mathrm{f}_{\mathrm{SCL}}$ |  |  | 100 | kHz |
| Rise time SDA, SCL |  | 2, 3 | $\mathrm{t}_{\mathrm{r}}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Fall time SDA, SCL |  | 2, 3 | $\mathrm{t}_{\mathrm{f}}$ |  |  | 300 | ns |
| Period of SCL HIGH | HIGH | 2 | $\mathrm{t}_{\mathrm{H}}$ | 4.0 |  |  | $\mu \mathrm{s}$ |
| Period of SCL LOW | LOW | 2 | $\mathrm{t}_{\mathrm{L}}$ | 4.7 |  |  | $\mu \mathrm{s}$ |

## Electrical Characteristics (Continued)

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameters | Test Conditions | Pins | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set-up Time |  |  |  |  |  |  |  |
| Start condition |  |  | $\mathrm{t}_{\text {sSTA }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| Data |  |  | $\mathrm{t}_{\text {sDAT }}$ | 250 |  |  | $\mu \mathrm{s}$ |
| Stop condition |  |  | $\mathrm{t}_{\text {SSTOP }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| Time space ${ }^{(1)}$ |  |  | $\mathrm{t}_{\text {wSTA }}$ | 4.7 |  |  | $\mu \mathrm{s}$ |
| Hold Time |  |  |  |  |  |  |  |
| Start condition |  |  | $\mathrm{t}_{\text {hSTA }}$ | 4.0 |  |  | $\mu \mathrm{s}$ |
| DATA |  |  | $\mathrm{t}_{\text {hDAT }}$ | 0 |  |  | $\mu \mathrm{s}$ |

Note: 1. This is a period of time where the bus must be free from data transmission before a new transmission can be started.

Figure 3. FM Input Sensitivity, $\mathrm{T}=85^{\circ} \mathrm{C}$


Figure 4. FM Input Sensitivity, $\mathrm{T}=-30^{\circ} \mathrm{C}$


Figure 5. AM Input Sensitivity, $\mathrm{T}=85^{\circ} \mathrm{C}$


Figure 6. AM Input Sensitivity, $\mathrm{T}=-30^{\circ} \mathrm{C}$


Figure 7. Bus Timing


## Bit Organization

|  | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Module address | 1 | 1 | 0 | 0 | 1 | 0 | 0/1 | 0 |
|  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| Subaddress (R-divider) | X | X | X | 0 | 0 | 1 | X | X |
| Subaddress (N-divider) | X | X | X | X | 1 | 1 | X | X |
| Data byte 0 (Status) | SWO1 | SWO2 | SWO3 | SWO4 | AM/FM | PD - ANA | PD - POL | PD - CUR |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Data byte 1 | $2^{15}$ | R-divider |  |  |  |  |  | $2^{8}$ |
| Data byte 2 | $2^{7}$ | R-divider |  |  |  |  |  | $2^{0}$ |
| Data byte 3 | $2^{15}$ | N -divider |  |  |  |  |  | $2^{8}$ |
| Data byte 4 | $2^{7}$ | N -divider |  |  |  |  |  | $2^{0}$ |

Table 1. Function Mode

| Bit Description | Mode | LOW | HIGH |
| :--- | :--- | :--- | :--- |
| D3 | AM/FM | FM operation | AM operation |
| D2 | PD - ANA | PD analog | TEST |
| D1 | PD - POL | Negative polarity | Positive polarity |
| D0 | PD - CUR | Output current 2 | Output current 1 |

## Transmission Protocol

|  | MSB | LSB |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Address |  | A | Subaddress | A | Data 0 | A | Data 1 | A | Data 2 | A |
|  | A0 | A7 |  | R-divider |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |


|  | MSB | LSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Address |  | A | Subaddress | A | Data 3 | A | Data 4 | A | P |
|  | A0 | A7 |  | N-divider |  |  |  |  |  |  |

Note: $\quad \mathrm{S}=$ Start, $\mathrm{P}=$ Stop, $\mathrm{A}=$ Acknowledge

## A血冝

Figure 8. Application Circuit


## Recommendations for Applications

- $\mathrm{C}_{3}=100 \mathrm{nF}$ should be very close to pin $1\left(\mathrm{~V}_{\mathrm{DD}}\right)$ and pin 20 (GND 1)
- GND 2 (pin 10 - analog ground) and GND 1 (pin - digital ground) must be connected according to Figure 8
- 4 MHz crystal must be very close to pin 18 and pin 19
- Components of the charge pump ( $C_{1} / R_{1}$ for $A M$ and $C_{2} / R_{2}$ for $F M$ ) should be very close to pin 14 with respect to pin 13

Figure 9. PCB Layout


Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| U4285BM-MFS | SSO20 plastic | - |
| U4285BM-MFSG3 | SSO20 plastic | Taping according to IEC-286-3 |

Package Information


## Atmel Corporation

## 2325 Orchard Parkway

San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## Regional Headquarters

Europe<br>Atmel Sarl<br>Route des Arsenaux 41<br>Case Postale 80<br>CH-1705 Fribourg<br>Switzerland<br>Tel: (41) 26-426-5555<br>Fax: (41) 26-426-5500<br>\section*{Asia}<br>Room 1219<br>Chinachem Golden Plaza<br>77 Mody Road Tsimshatsui<br>East Kowloon<br>Hong Kong<br>Tel: (852) 2721-9778<br>Fax: (852) 2722-1369

## Japan

9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>Microcontrollers<br>2325 Orchard Parkway<br>San Jose, CA 95131, USA<br>Tel: 1(408) 441-0311<br>Fax: 1(408) 436-4314<br>La Chantrerie<br>BP 70602<br>44306 Nantes Cedex 3, France<br>Tel: (33) 2-40-18-18-18<br>Fax: (33) 2-40-18-19-60<br>ASIC/ASSP/Smart Cards<br>Zone Industrielle<br>13106 Rousset Cedex, France<br>Tel: (33) 4-42-53-60-00<br>Fax: (33) 4-42-53-60-01<br>1150 East Cheyenne Mtn. Blvd.<br>Colorado Springs, CO 80906, USA<br>Tel: 1(719) 576-3300<br>Fax: 1(719) 540-1759<br>Scottish Enterprise Technology Park<br>Maxwell Building<br>East Kilbride G75 0QR, Scotland<br>Tel: (44) 1355-803-000<br>Fax: (44) 1355-242-743

## RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom Avenue de Rochepleine BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

## © Atmel Corporation 2003. All rights reserved.

Atmel ${ }^{\circledR}$ and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries.
Other terms and product names may be the trademarks of others.
Printed on recycled paper.

